The Effect of Temperature on Threshold Voltage, The Low Field Mobilty and the Series Parasitic Resistance of PMOSFET

This article describes the effect of temperature on the threshold voltage, low field mobility and S/D series parasitic resistance of PMOS over operating temperature range of 27 0C to 125 0C. The relation of IDS and VGS in a linear region was used with a different of channel length at a fixed value of channel width that effect of the channel width is excluded. The extraction procedure is based on the measurement of the transconductance characteristics of MOSFET in the linear region. The results show that, the temperature coefficient for threshold voltage is around 1.7mV/0C approximately. The low field mobility degradation parameter is decreased by the factor of 0.68. The temperature coefficient of source-drain series resistance per unit channel width (RDSW) is approximately 16.7 ohm-um/K. These data are necessary for the circuit designer to understanding well in the elevated operating temperatures.

Keywords: NMOS, PMOS, Threshold voltage

Email: cmoslee517@gmail.com